

METHOD AND APPARATUS FOR UPDATING AND INVALIDATING STORE DATA

1 **Cross Reference To Related Application(s)**

2 This is a divisional of a copending application serial number 10/230,188, entitled
3 “METHOD AND APPARATUS FOR UPDATING AND INVALIDATING STORE
4 DATA,” filed on August 29, 2002, which in turn is a divisional of application serial
5 number 09/466,306 entitled “UPDATING AND INVALIDATING STORE DATA AND
6 REMOVING STALE CACHE LINES IN A PREVALIDATED TAG CACHE
7 DESIGN,” now U.S. Patent 6,470,437. These applications and the patent are hereby
8 incorporated by reference.

9 **Technical Field**

10 The technical field encompasses computer systems employing prevalidated cache
11 tag designs. In particular, the technical field encompasses designs to support store
12 updates and invalidates and removal of stale cache lines out of a cache.

13 **Background**

14 Computer systems may employ a multi-level hierarchy of memory, with relatively
15 fast, expensive but limited-capacity memory at the highest level of the hierarchy and
16 proceeding to relatively slower, lower cost but higher-capacity memory at the lowest
17 level of the hierarchy. The hierarchy may include a small fast memory called a cache,
18 either physically integrated within a processor or mounted physically close to the
19 processor for speed. The computer system may employ separate instruction caches and
20 data caches. In addition, the computer system may use multiple levels of caches. The use
21 of a cache is transparent to a computer program at the instruction level and can thus be
22 added to a computer architecture without changing the instruction set or requiring
23 modification to existing programs.

24 A cache hit occurs when a processor requests an item from a cache and the item is
25 present in the cache. A cache miss occurs when a processor requests an item from a
26 cache and the item is not present in the cache. In the event of a cache miss, the processor
27 retrieves the requested item from a lower level of the memory hierarchy. In many
28 processor designs, the time required to access an item for a cache hit is one of the primary
29 limiters for the clock rate of the processor if the designer is seeking a single cycle cache
30 access time. In other designs, the cache access time may be multiple cycles, but the
31 performance of a processor can be improved in most cases when the cache access time in

1 cycles is reduced. Therefore, optimization of access time for cache hits is critical for the
2 performance of the computer system.

3 Associated with cache design is a concept of virtual storage. Virtual storage
4 systems permit a computer programmer to think of memory as one uniform single-level
5 storage unit but actually provide a dynamic address-translation unit that automatically
6 moves program blocks on pages between auxiliary storage and the high speed storage
7 (cache) on demand.

8 Also associated with cache design is the concept of fully associative or content-
9 addressable memory (CAM). Content-addressable memory is a random access memory
10 that in addition to having a conventional wired-in addressing mechanism also has wired-
11 in logic that makes possible a comparison of desired bit locations for a specified match
12 for all entries simultaneously during one memory-cycle time. The specific address of a
13 desired entry need not be known since a portion of its contents can be used to access the
14 entry. All entries that match the specified bit locations are flagged and can be addressed
15 the current or on subsequent memory cycles.

16 Memory may be organized into words (for example 32 bits or 64 bits per word).
17 The minimum amount of memory that can be transferred between a cache and the next
18 lower level of memory hierarchy is called a line or a block. A line may be multiple words
19 (for example, 16 words per line). Memory may also be divided into pages or segments
20 with many lines per page. In some computer systems page size may be variable.

21 In modern computer memory architectures, a central processing unit (CPU)
22 produces virtual addresses that are translated by a combination of hardware and software
23 to physical addresses. The physical addresses are used to access physical main memory.
24 A group of virtual addresses may be dynamically assigned to each page. Virtual memory
25 requires a data structure, sometimes called a page table, that translates the virtual address
26 to the physical address. To reduce address translation time, computers may use a
27 specialized associative cache dedicated to address location, called a translation lookaside
28 buffer (TLB).

29 A cache may include many segments, or ways. If a cache stores an entire line
30 address along with the data and any line can be placed anywhere in the cache, the cache is
31 said to be fully associative. For a large cache in which any line can be placed anywhere,
32 the hardware required to rapidly determine if and where an item is in the cache may be
33 very large and expensive. For larger caches a faster, space saving alternative is to use a
34 subset of an address (called an index) to designate a line position within the cache, and

1 then store the remaining set of the more significant bits of each physical address, called a
2 tag, along with the data. In a cache with indexing, an item with a particular address can
3 be placed only within a set of lines designated by the index. If the cache is arranged so
4 that the index for a given address maps exactly to one line in the subset, the cache is said
5 to be direct mapped. If the index maps to more than one line in the subset, or way, the
6 cache is said to be set-associative. All or part of an address may be hashed to provide a
7 set index that partitions the address space into sets.

8 With direct mapping, when a line is requested, only one line in the cache has
9 matching index bits. Therefore, the data can be retrieved immediately and driven onto a
10 data bus before the computer system determines whether the rest of the address matches.
11 The data may or may not be valid, but in the usual case where the data is valid, the data
12 bits are available on the data bus before the computer system determines validity. With
13 set associative caches, the computer system cannot know which line corresponds to an
14 address until the full address is compared. That is, in set-associative caches, the result of
15 tag comparison is used to select which line of data bits within a set of lines is presented to
16 the processor.

17 In a cache with a TLB, the critical timing path for a hit requires a sequence of four
18 operations: 1) a virtual tag must be presented to a CAM in the TLB to determine the
19 location of a corresponding physical tag in random access memory in the TLB; 2) the
20 physical tag must then be retrieved from the TLB random access memory (RAM); 3) the
21 physical tag from the TLB RAM must then be compared to physical tag's access from the
22 tag section of the cache; and 4) the appropriate data line must be selected. The sequence
23 of four operations required to read the cache and can be a limiter to processor frequency
24 and processor performance.

25 **Summary**

26 What is disclosed is a system for reducing latency of computer operations,
27 including a first processing pipeline including a pre-validated translation lookaside buffer
28 (TLB), the pre-validated TLB including a virtual address (VA) content addressable
29 memory (CAM), wherein the VA CAM receives virtual address information for integer
30 load operations; and a second processing pipeline, independent of the first processing
31 pipeline, the second processing pipeline including a cache tag array that holds physical
32 addresses of cache lines, a master TLB that receives virtual address information for store
33 operations and generates a physical address, a bypass around the master TLB, wherein if
34 the store address is a physical address, the physical address bypasses the second TLB, and

1 a comparator that compares a physical address from one of the bypass and the master
2 TLB to a physical address from the cache tag array, wherein if the physical addresses
3 match, a cache way hit is generated.

4 **Description Of The Drawings**

5 The invention will be described with reference to the following drawings,
6 wherein like numerals refer to like items, and wherein:

7 Figures 1 and 2 illustrate prior art cache micro-architectures;
8 Figure 3 is a block diagram of a prevalidated tag cache micro-architecture;
9 Figure 4 is a block diagram of a prevalidated cache tag load data cache system;
10 Figure 5 is a block diagram of an expanded prevalidated cache system to cover
11 store or invalidation operations in the prevalidated cache TLB;

12 Figure 6 is a block diagram of a prevalidated cache tag system with parallel store
13 update;

14 Figure 7 is a block diagram of a prevalidated tag cache system with parallel store
15 update and invalidation logic; and

16 Figure 8 is a block diagram of a prevalidated cache tag system with column clear
17 logic and stale cache line removal logic.

18 **Detailed Description**

19 A cache having a TLB in which physical tags do not need to be retrieved from the
20 TLB may improve the overall time for the critical path for accessing caches with TLBs.
21 In such a design, instead of storing physical tags in a cache, the cache stores a location
22 within the TLB where the physical tag is stored. The TLB may include two or more
23 CAMs. For a cache hit, one of the CAMs in the TLB may generate a vector that specifies
24 a location within the TLB where the physical address is stored. The vector may be
25 compared to a location vector stored in the cache. The comparison of location vectors
26 provides sufficient information to enable selection of one data line within a set without
27 having to actually retrieve the physical address. As a result, a substantial time consuming
28 operation (physical address retrieval) is removed from the critical time path of a cache hit.
29 In addition, comparing location vectors rather than physical tags enables use of
30 comparison logic that is faster and simpler than conventional digital comparators.

31 Figure 1 illustrates an example of a prior art cache. The system 10 includes a
32 virtual address 12, a random access memory array 14, a comparator 16 and a physical
33 address register 18. The system 10 employs set associative logic. The random access
34 array 14 includes a total of 128 (four) entries requiring two virtual page address bits.

1 Each set of four entries is part of one physical word (horizontal) of the random access
2 array, so that there are 128 such words, requiring seven address index bits. The total
3 virtual page number address $n=9$ must be used in the address translation to determine if
4 and where the cache page resides. Lower order bits n , which represent the byte within the
5 page, need not be translated. Seven virtual bits are used to select directly one of the 128
6 sets. Words read out of the set are compared simultaneously with the virtual addresses,
7 using the comparator 16. If one of the comparisons gives a “yes,” then the correct real or
8 physical address of the page in the cache, which resides in the random access array, is
9 gated to the physical cache-address register 18. The physical address is used on a
10 subsequent cycle to obtain the correct information from the cache array (not shown).

11 Figure 2 illustrates another prior art cache. Four-way set-associative caches are
12 used for illustration. A virtual address 100 comprises lower order index bits 102 and
13 upper order (virtual) tag bits 104. The index bits 102 are typically the same for the virtual
14 address and the physical address. The index bits 102 are used to select one set of lines of
15 data in a data section 106 of the cache. The output of the data section 106 is four lines of
16 data 108. The index bits 102 are also used to select a set of physical tags in a tag section
17 110 of the cache. The output of the tag section 110 is four physical tags 112, each
18 corresponding to one data line 108. The virtual tag bits 104 are used to select one entry in
19 a CAM 116 within a TLB 114. The TLB 114 stores both virtual and physical tags. If the
20 virtual tag bits 104 do not find a match in the CAM 116, a TLB miss occurs. In the
21 system shown in Figure 2, multiple virtual tags may map to one physical tag. For a TLB
22 hit, the selected CAM entry designates an address in a TLB RAM 118 for a physical tag
23 corresponding to a virtual tag 104. A physical tag is then retrieved from the TLB RAM
24 118. Each of four digital comparators 120 then compares the physical tag from the TLB
25 RAM 118 to a physical tag 112 from the tag section 110. A matching pair of physical
26 tags indicates through logic 122 which of four lines of data is selected by a multiplexer
27 124. For a particular index bit, there may not be a matching pair of physical tags, in
28 which case a cache miss occurs.

29 Figure 3 illustrates a four-way set-associative cache 200. The cache 200 includes
30 index bits 202, a data section 203 and multiplexer 205. A cache tag section 204 includes
31 physical TLB hit tags corresponding to data lines. When a new line of data is placed in
32 the cache 200, instead of the physical address tag being stored in the cache tag section
33 204, a vector 212 (called a physical TLB hit vector) is stored in the cache tag section 204.

1 In the cache 200, a TLB 210 has two CAMs, a physical CAM 206 containing
2 physical tags and a virtual CAM 208 containing virtual tags. When a new virtual tag 207
3 is stored in the virtual CAM 208, a corresponding physical tag 209 is also available using
4 the computer operating system and the corresponding physical tag 209 is stored in the
5 physical CAM 206. A physical TLB hit vector 212 has a binary “1” corresponding to
6 each location in the physical CAM 206 that has the physical tag 209. Upon entry of a
7 new line into the cache 200, the physical TLB hit vector 212, indicating the location of all
8 the instances in the physical CAM 206 of the physical tag 209 of the new line, is
9 generated by the physical CAM 206 and stored into the cache tag section 204, at a row
10 location determined by the index bits 202 and at a column location determined by a set
11 placement algorithm.

12 For a cache access, a virtual tag 207 is used by the virtual CAM 208 to generate a
13 virtual TLB hit vector 214. If there is a TLB miss, the virtual hit vector 214 is all binary
14 “0s.” If there is a TLB hit, the virtual TLB hit vector 214 has a single binary “1”
15 indicating the location of the virtual tag 207 in the virtual CAM 208. Each virtual tag 207
16 in the TLB 210 must be unique.

17 For cache access, the index bits 202 select a set of four physical TLB hit vectors
18 212 in the cache tag section 204. Each of the four physical TLB hit vectors 212 in the
19 cache tag section 204 is compared, using one of four comparators 216, to the virtual TLB
20 hit vector 214 from the virtual CAM 208. For any given set of index bits 202, only one of
21 the four selected physical tags in the cache tag section 204 matches the virtual TLB hit
22 vector 214 from the TLB 210 for a fixed page size. For a fixed page size, a single pair of
23 matching “1s” in the four physical TLB hit vectors 212 then determines which data line is
24 selected by the multiplexer 205. For a given set of index bits 202, if there are no
25 matching “1s” in the four physical TLB hit vectors 212, a cache miss occurs.

26 In the cache 200, the physical tag from the TLB 210 is not retrieved for cache
27 access. Eliminating the operation of retrieving the physical tag from the TLB 210
28 eliminates an operation that takes a substantial amount of time in the critical time path for
29 the cache access. Because the cache 200 looks for a pair of matching logical “1s” to
30 determine a match, the comparators 216 may be simple AND gates followed by a large
31 fan-in OR gate.

32 Additional details related to prevalidated cache architectures are provided in co-
33 pending U.S. Patent Application Serial No. 08/955,821, filed on October 22, 1997,

1 entitled CACHE MEMORY WITH REDUCED ACCESS TIME, the disclosure of which
2 is hereby incorporated by reference.

3 The micro-architecture illustrated in Figure 3 includes a prevalidated tag cache.
4 The prevalidation imposes restrictions on how the TLBs in the micro-architecture work if
5 the computer micro-architecture is designed to maximize overall bandwidth while
6 minimizing cache load latency. The prevalidated tag cache, for example, provides very
7 fast access time for certain loads but the micro-architecture may be designed to restrict
8 the translations between virtual and physical address and restrict the distribution of
9 processing among the different cache levels. The micro-architecture may provide for fast
10 integer loads and a high bandwidth for floating point loads, for example. That is, integer
11 load data needs to have fast access timing but its working set size is generally small. To
12 optimize integer load latency, some processors provide a small but fast first level cache.
13 To provide virtual address translation and avoid address aliasing problems, some
14 processors must access the TLB to provide a physical address for checking with the cache
15 tags to determine if the data is present in the cache or not. To decrease the memory
16 latency for fast integer data access, TLB size may be limited to a small number of entries
17 (such as 16 to 32). This conflicts with the large number of entries required on processors
18 with large cache structures that could require 256 or more TLB entries.

19 In a prevalidated cache tag system, such as that shown in Figure 3, the TLB
20 entries are logically used in the cache tag to identify the cache lines. When a TLB entry
21 is removed, control is normally used to invalidate all the data in the prevalidated cache
22 tag that is associated with the removed TLB entry. However, this action may slow
23 processing since one TLB entry may map to much or all of the data cache. The TLB may
24 then be continually swapping pages in and out of memory (i.e., thrashing) instead of
25 supporting program execution.

26 Floating point data processing performance is usually limited by the memory
27 bandwidth in and out of the floating point execution units. As opposed to integer load
28 data accesses, which need a low latency, floating point accesses can usually be scheduled
29 and can therefore endure a longer latency period. Likewise, while the integer data size is
30 usually small, floating point data sets are usually very large. Ideally, TLB operations for
31 floating point load/store operations will provide both high bandwidth and large data space
32 translations (large number of TLB entries accessed). One design provides full bandwidth
33 for all memory ports and a large but slower TLB for translation of floating point requests.

1 In addition, memory port use may be unrestricted, allowing more load and store
2 combinations.

3 The storing to or invalidating of a prevalidated integer load data cache may be
4 difficult because the physical address of the cache line is not available in the cache tag,
5 since the cache tag only holds prevalidated TLB hit information. In addition, since the
6 TLB by its need for fast latency is small (e.g., 16 or 32 entries), the small integer load
7 data cache TLB may not be used for store translations. One option is to separate out the
8 store TLB access to a larger and slower TLB and provide a mechanism to invalidate the
9 prevalidated integer load cache for store operations that may not be done in the first level
10 cache (such as floating point stores) and for other invalidation actions such as flush
11 caches and bus snoops.

12 Many computer instructions, such as floating point loads and stores, TLB support
13 instructions, including purges, inserts and probes, and integer stores, do not need to
14 immediately access a fast integer data cache. Some of the computer instructions may not
15 have data residing in the fast integer load cache to avoid thrashing of the smaller cache.
16 To support better use of the fast integer data cache, mechanisms may be provided to
17 prevent this type of data from loading the integer data cache. To allow these instructions
18 to bypass the integer cache, all exception information may be stored only in a large TLB
19 so that the large TLB need only be accessed on, for example, all store operations, floating
20 point loads, or TLB support instructions.

21 Finally, forcing all instructions through a first level TLB, which must be small to
22 be fast, may cause pipeline stalls in the processor due to a higher TLB miss rate.
23 Therefore, the micro-architecture shown in Figure 3 may be adapted to use a parallel TLB
24 structure that reduces the TLB miss rate and pipeline stalls.

25 The prevalidated cache tag system shown in Figure 3 includes a prevalidated
26 cache tag that contains tags holding bits that correspond to TLB entry slot numbers
27 instead of holding physical or virtual addresses. To store into this type of cache and to
28 invalidate the contents of this type of cache may be accomplished by the use of additional
29 logic. The value of the prevalidated cache tag design is that load latency can be
30 minimized. As a result, to maintain this load latency as low as possible, the design may
31 avoid disrupting the load data path with store activities. In addition, cache stores may
32 require physical address lookups and virtual address lookups. Adding these functions to
33 the load data path might degrade load latency. By handling store operations in parallel
34 with the load access path, load latency should remain unaffected. Likewise, store TLB

1 entries can cause thrashing in the small, fast TLB used for the prevalidated tag cache.
2 The store TLB operations may be handled in a parallel and noncritical structure.

3 In addition to parallel store operations, the system shown in Figure 3 can be
4 further optimized by invalidating cache lines that are to be removed from the prevalidated
5 tag cache. The cache lines may be invalidated by communicating from the
6 store/invalidate translation and lookup logic to the prevalidated cache tags to effectively
7 invalidate each cache line. Cache tags in a prevalidated cache tag design may contain
8 TLB hit bits rather than virtual or physical addresses. Therefore, when TLB entries
9 change, cache lines associated with the TLB entry are invalidated. Additional logic can
10 be added to the system shown in Figure 3 to provide for invalidating the prevalidated
11 cache tags for TLB changes.

12 If additional logic is added to the system shown in Figure 3, cache lines may be
13 invalidated due to a TLB change, but the cache lines may remain valid from the
14 perspective of the store/invalidation control path. This situation does not cause problems
15 for the load operations since load operations see the TLB invalidation effects. However,
16 the situation can cause problems for stores and invalidations because stores and
17 invalidations do not see the effects of the TLB invalidation. Another problem is
18 encountered by potentially loading the same cache lines into multiple ways, or sections,
19 of the prevalidated tag cache due to partial valid information because the cache line was
20 already invalidated through a TLB update mechanism. This may reduce effectiveness of
21 the cache by having redundant data in multiple ways, and may also cause problems for
22 stores and updates. Stores may need to update more than one cache line to assure
23 coherency. Invalidates may need to invalidate more than one cache line to assure
24 coherency. A solution to the problem includes additional logic to remove stale cache
25 lines from the prevalidated tag cache design shown in Figure 3.

26 Figure 4 shows components of a prevalidated tag cache system 250 that is tuned
27 for fast load latency. A small TLB 260 is provided with a virtual address (VA) CAM 261
28 that generates hit bits to a prevalidated cache tag. In parallel, the TLB hit bits that are
29 stored in a prevalidated cache tag 270 are read according to an index field from an
30 address generated by an instruction. The TLB hit bits from the VA CAM 261 and the
31 prevalidated cache tag TLB hits are read and are ANDed and ORed in the AND circuit
32 272 and the OR circuit 274, respectively, to determine if a cache line is present in the
33 cache. If a cache line is present in the cache, a cache way hit is generated and the output
34 of the data cache 280 is multiplexed in multiplexer 276 to provide load data. Because the

1 system 250 is tuned for fast virtual address load access, physically addressed loads can be
2 supported by lower level cache accesses (not shown).

3 Store updates can be supported by sending store instruction virtual address into
4 the same address port as the loads. This operation will provide a cache way hit that
5 would be used for a later store into the cache during a writeback pipeline stage. However,
6 store instructions must be able to use physical addressing and either update or invalidate
7 the existing cache line. Figure 5 shows an expanded prevalidated cache system that is
8 capable of handling the physical addressing of the store operations. The system 300
9 shown in Figure 5 is similar to the system shown in Figure 4. A prevalidated cache TLB
10 310 receives virtual addresses in memory port y and produces TLB hits. The prevalidated
11 cache tag 320 produces TLB hits that are ANDed with the output of a VA CAM 311 and
12 AND circuit 332 and are ORed in OR circuit 334 to produce a cache way hit. The cache
13 way hit is used by multiplexer 336 to select the output of a data cache 330. The prevalidated cache TLB 310 includes a physical address CAM 312 so that physical
14 address (PA) requests can be switched to the PA CAM 312 and the VA hit bits (now
15 generated by a PA CAM) would compare with the tag as before. However, the addition
16 of the PA CAM 312 to the prevalidated cache TLB 310 may adversely affect load access
17 time. Further, store and invalidation TLB requirements may thrash the load TLB entries,
18 causing more TLB misses and thus a lower TLB hit rate. Finally, store and invalidation
19 operations take away from the load bandwidth provided by the prevalidated cache design,
20 thereby reducing load operational bandwidth.

22 The problems inherent in the system 300 shown in Figure 5 can be overcome by
23 the addition of a parallel TLB structure. Figure 6 shows a prevalidated tag cache system
24 400 having such a parallel TLB structure. The system 400 includes a prevalidated cache
25 TLB 410, including a VA CAM 412. As before, load virtual address information is
26 provided in memory ports to the VA CAM 412 and to a prevalidated cache tag 420 and a
27 data cache 430. The TLB hits from the VA CAM 412 compare to TLB hits from the
28 prevalidated cache tags 420 and the cache way hit is used by multiplexer 436 to select the
29 output of the data cache to provide load data.

30 A master TLB (DTLB) 440 is added in parallel with the prevalidated cache TLB
31 410. The DTLB 440 has a larger number of entries and is distinct from the prevalidated
32 cache TLB 410. The DTLB 440 will hold all the TLB entries required for stores and
33 other instructions. By not requiring the store and invalidation TLB entries to reside in the
34 prevalidated cache 410, thrashing in the prevalidated cache TLB 410 is reduced.

1 A parallel cache tag array 450 may be added. The cache tag array 450 holds
2 physical addresses of the cache lines. The cache tag array 450 is functionally in parallel
3 with the prevalidated cache tags 420 that hold the TLB hit bits. A physical address cache
4 tag is read out of the cache tag array 450 in the same manner as for the prevalidated cache
5 tags, using an index contained in the input address. The addition of the DTLB 440
6 includes a new address pipeline that is independent of the load address pipeline. The
7 addition of this pipeline provides greater bandwidth for the cache without impacting load
8 access latency. In operation, the store addresses are inputted to the DTLB 440 and the
9 cache tag array 450 independent of operations in the load data pipelines. If the store
10 address is a physical address, the address is bypassed around the DTLB 440 and is
11 inputted into a physical address multiplexer 452. If the store address is a virtual address,
12 then the DTLB 440 is accessed and the physical address is translated by the DTLB 440.
13 The physical address from the store instruction is then compared with the physical
14 address read out of the cache tag array 450. If the two addresses match, then a way hit is
15 generated and the store update hardware (not shown) will update or invalidate the data
16 cache in a later pipeline stage.

17 In addition to supporting store update operations, the system shown in Figure 7
18 can accommodate invalidation of cache lines due to instructions or external requests by
19 the addition of logic circuitry to carry out this function. Caches may need to be
20 invalidated for many reasons, including eviction of a cache line from a processor due to a
21 system bus request, eviction of a cache line from a processor due to a flush cache
22 instruction, stores or read-modify-write operations that are supported at another level of
23 the cache, and hardware failure recovery operations. Since the prevalidated cache is
24 primarily used to produce load results with a fast latency, any invalidation process should
25 only affect the cache way hit generation for load operations. To provide this
26 functionality, a new structure may be added to the prevalidated cache tags to provide a
27 single valid bit per cache line that is used to signal a cache line valid state. A store valid
28 bit may be set when a new cache line is written and cleared only for an invalidation
29 operation. Since the store valid bit is part of the load cache way hit control an
30 invalidation will block load hits on that cache line.

31 Figure 7 is a block diagram of prevalidated cache tag system 500 including
32 additional logic for invalidation of a prevalidated cache tag. The system 500 includes a
33 prevalidated cache TLB 510 having a VA CAM 512. A prevalidated cache tag 520 is
34 also provided. Associated with the prevalidated cache tag 520 is a store valid module

1 522. A data cache 530 is also provided with the prevalidated cache TLB 510. The
2 prevalidated cache TLB 510 receives load virtual address information in the memory
3 port, such as port y and the VA CAM 512 executes compare operations to provide TLB
4 hits. The prevalidated cache tag 520 also produces TLB hits read out of its memory. The
5 output of the VA CAM 512 and the prevalidated cache tag are ANDed and ORed to
6 produce a cache way hit, which is then used by the multiplexer 536 to select the output of
7 the data cache 530.

8 An invalidation request is put on a store or invalidate address line (port y+1) and
9 is translated in a DTLB 546 if it is a virtual address or bypassed around the DTLB 546 if
10 the address is already a physical address. A cache tag array 550 is accessed and its
11 physical address is compared with that of the store or invalidation instruction address. If
12 the addresses match and the store valid bit for the cache tag array 550 is set, then a
13 store/invalidate a cache way hit signal is generated out of the comparator network (556
14 and 558). The store/invalidate cache way hit will force the store valid bits in both the
15 prevalidated cache tag 522 and the cache tag array 552 to be cleared for that cache line if
16 an invalidation is required. Otherwise the hit information is used to update the data in the
17 cache.

18 The cache tags in a prevalidated cache tag design contain TLB hit bits rather than
19 virtual or physical addresses. Therefore, when TLB entries change, all cache lines
20 associated with the TLB entry may be invalidated. This invalidation may be
21 accomplished by the addition of a logic circuit to the prevalidated cache tags. Figure 8
22 shows a prevalidated cache tag system 600 including the additional logic circuit to
23 provide for cache line invalidation when TLB entries change. As before, a prevalidated
24 cache TLB 610 includes a VA CAM 612, a prevalidated cache tag 620 and a data cache
25 630. The prevalidated cache tag 620 includes a store valid module 624 and a column
26 clear module 622. The output of the VA CAM 612 and the prevalidated cache 620 are
27 ANDed in AND circuit 632 and ORed in OR circuit 634 to produce a cache way hit,
28 which is used by the multiplexer 636 to select the data cache 630 output. The column
29 clear module 622 will clear all n bits of the prevalidated cache tag for one or more TLB
30 slot entry positions.

31 Also included in the micro-architecture 600 is a parallel, master TLB (DTLB)
32 646, a physical address cache tag 650 and a store valid bit module 652. The DTLB 646
33 and the physical address cache tag 650 function in a manner similar to the DTLB 440 and
34 the cache tag array 450 shown in Figure 6. A multiplexer 654, comparator 656 and AND

1 circuit 658 receive outputs from the DTLB 646, the physical address cache tag 650 and
2 the store valid bit module 652 and a physical address bypass to produce a store/invalidate
3 cache way hit.

4 When a new prevalidated cache TLB entry is inserted, meaning that the TLB entry
5 that was previously in a TLB slot has been invalidated, or whenever a TLB entry is
6 invalidated for other reasons, such as aliasing or TLB maintenance instructions, the
7 column clear module 622 operates. In these cases, the TLB 610 will set TLB hit bits for
8 all TLB slots that are to be invalidated (several TLB entries may be invalidated during
9 one cycle). The prevalidated cache tag 620 will receive a column clear control signal and
10 will look at the TLB hit signals from the prevalidated cache TLB 610 and will clear all
11 the TLB hit bits in the prevalidated cache tag 620 for the TLB slots that are indicated.
12 This operation may invalidate one or many cache lines.

13 The micro-architecture shown in Figure 8, and discussed above, will function to
14 invalidate prevalidated cache tags, but will not invalidate physical address cache tags.
15 Stale cache lines are cache lines that are invalidated by a column clear, but remain valid
16 for the store/invalidation ports (the store valid bits 624, 652). The stale cache lines may
17 be removed by a hardware cleansing function performed after each TLB insert or purge.
18 This function would walk through the indexes of the cache tags and would check each
19 index for an invalid entry in the prevalidated cache tags and a valid entry in the physical
20 address cache tags. If such a condition was found, then the store valid bits (624, 652)
21 would be cleared for that entry.

22 Alternatively, hardware may be provided to invalidate the store valid bits
23 whenever a TLB bit in the prevalidated cache tags is cleared due to a column clear
24 operation. This would require detection of a column clear function. This function may
25 also require ORing the multiple bits (up to m) due to the fact that multiple TLB slots can
26 be cleared during one cycle. In addition, this function would also require connecting this
27 information to each index row of the store valid bits in both the prevalidated cache tag
28 and the physical address cache tag. This method could impose significant wiring
29 complexity.

30 To minimize wiring complexity, the cleansing operations may be performed on
31 one index location at a time when that index is being loaded with a new cache line. A
32 stale cache line control 660 may be added to the micro-architecture 600 to clear stale
33 cache lines. The stale cache line control 660 receives cache way hit information and
34 optionally column clear information and provides signals to the store valid bit modules

1 624, 652. When a cache line fill (i.e., loading the cache with a new cache line) is being
2 processed in the cache, the address of that cache line is sent through the physical address
3 cache tag 650 to determine if the cache line is stale in any of the cache ways that are not
4 being loaded with the new line. If there is a hit on any of the other cache ways, then such
5 a hit means that the same cache line being filled is also residing in an other cache way as
6 a stale line. When this condition is detected, the stale cache line control 660 will
7 invalidate the stale cache line as it would a normal invalidation operation, by clearing the
8 store valid bits in both the store valid bit modules 624 and 652.

9 The terms and descriptions used herein are set forth by way of illustration only
10 and are not meant as limitations. Those skilled in the art will recognize that many
11 variations are possible within the spirit and scope of the invention as defined in the
12 following claims, and their equivalents, in which all terms are to be understood in their
13 broadest possible sense unless otherwise indicated.